

361
Computer Architecture
Lecture 8: Designing a Single Cycle Datapath

361 datapath.1


Outline of Today's Lecture

- Introduction
- Where are we with respect to the BIG picture?
- Questions and Administrative Matters
- The Steps of Designing a Processor
- Datapath and timing for Reg-Reg Operations
- Datapath for Logical Operations with Immediate
- Datapath for Load and Store Operations
- Datapath for Branch and Jump Operations


361 datapath.2

The Big Picture: Where are We Now?

° The Five Classic Components of a Computer



° Today's Topic: Design a Single Cycle Processor




361 datapath.3

The Big Picture: The Performance Perspective

° Performance of a machine is determined by:

- Instruction count
- Clock cycle time
- Clock cycles per instruction



° Processor design (datapath and control) will determine:

- Clock cycle time
- Clock cycles per instruction

° Today:

- Single cycle processor:
 - Advantage: One clock cycle per instruction
 - Disadvantage: long cycle time

361 datapath.4


How to Design a Processor: step-by-step

- 1. Analyze instruction set => datapath requirements
 - the meaning of each instruction is given by the *register transfers*
 - datapath must include storage element for ISA registers
 - possibly more
 - datapath must support each register transfer
- 2. Select set of datapath components and establish clocking methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic

361 datapath.5

The MIPS Instruction Formats

- All MIPS instructions are 32 bits long. The three instruction formats:



- The different fields are:
 - op: operation of the instruction
 - rs, rt, rd: the source and destination register specifiers
 - shamt: shift amount
 - funct: selects the variant of the operation in the “op” field
 - address / immediate: address offset or immediate value
 - target address: target address of the jump instruction

361 datapath.6

Step 1a: The MIPS-lite Subset for today

- **ADD and SUB**
 - addU rd, rs, rt
 - subU rd, rs, rt
- **OR Immediate:**
 - ori rt, rs, imm16
- **LOAD and STORE Word**
 - lw rt, rs, imm16
 - sw rt, rs, imm16
- **BRANCH:**
 - beq rs, rt, imm16

31	26	21	16	11	6	0
op	rs	rt	rd	shamt	funct	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	

31	26	21	16	0
op	rs	rt	immediate	
6 bits	5 bits	5 bits	16 bits	

31	26	21	16	0
op	rs	rt	immediate	
6 bits	5 bits	5 bits	16 bits	

31	26	21	16	0
op	rs	rt	immediate	
6 bits	5 bits	5 bits	16 bits	

361 datapath.7

Logical Register Transfers

- ° RTL gives the meaning of the instructions
- ° All start by fetching the instruction

$op \mid rs \mid rt \mid rd \mid shamt \mid funct = MEM[PC]$
 $op \mid rs \mid rt \mid Imm16 = MEM[PC]$

inst	Register Transfers
ADDU	$R[rd] \leftarrow R[rs] + R[rt]; \quad PC \leftarrow PC + 4$
SUBU	$R[rd] \leftarrow R[rs] - R[rt]; \quad PC \leftarrow PC + 4$
ORI	$R[rt] \leftarrow R[rs] + zero_ext(Imm16); \quad PC \leftarrow PC + 4$
LOAD	$R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)]; \quad PC \leftarrow PC + 4$
STORE	$MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rt]; \quad PC \leftarrow PC + 4$
BEQ	$\text{if } (R[rs] == R[rt]) \text{ then } PC \leftarrow PC +$ $\quad \quad \quad sign_ext(Imm16) \parallel 00$ $\text{else } PC \leftarrow PC + 4$

361 datapath.8

Step 1: Requirements of the Instruction Set

- **Memory**
 - instruction & data
- **Registers (32 x 32)**
 - read RS
 - read RT
 - Write RT or RD
- **PC**
- **Extender**
- **Add and Sub register or extended immediate**
- **Add 4 or extended immediate to PC**

361 datapath.9


Step 2: Components of the Datapath

- **Combinational Elements**
- **Storage Elements**
 - Clocking methodology


361 datapath.10

Combinational Logic Elements (Basic Building Blocks)


◦ Adder



◦ MUX



◦ ALU




361 datapath.11

Storage Element: Register (Basic Building Block)

◦ Register

- Similar to the D Flip Flop except
 - N-bit input and output
 - Write Enable input
- Write Enable:
 - negated (0): Data Out will not change
 - asserted (1): Data Out will become Data In




361 datapath.12

Storage Element: Register File

- Register File consists of 32 registers:

- Two 32-bit output busses: busA and busB
- One 32-bit input bus: busW



- Register is selected by:

- RA (number) selects the register to put on busA (data)
- RB (number) selects the register to put on busB (data)
- RW (number) selects the register to be written via busW (data) when Write Enable is 1

- Clock input (CLK)


- The CLK input is a factor ONLY during write operation
- During read operation, behaves as a combinational logic block:
 - RA or RB valid => busA or busB valid after “access time.”

361 datapath.13

Storage Element: Idealized Memory

- Memory (idealized)

- One input bus: Data In
- One output bus: Data Out



- Memory word is selected by:


- Address selects the word to put on Data Out
- Write Enable = 1: address selects the memory word to be written via the Data In bus

- Clock input (CLK)

- The CLK input is a factor ONLY during write operation
- During read operation, behaves as a combinational logic block:
 - Address valid => Data Out valid after “access time.”

361 datapath.14

Clocking Methodology



- ° All storage elements are clocked by the same clock edge
- ° Cycle Time = CLK-to-Q + Longest Delay Path + Setup + Clock Skew

361 datapath.15

Questions and Administrative Matters

361 datapath.16


Step 3

- **Register Transfer Requirements**
→ **Datapath Assembly**
- **Instruction Fetch**
- **Read Operands and Execute Operation**

361 datapath.17


3a: Overview of the Instruction Fetch Unit

- The common RTL operations
 - Fetch the Instruction: $\text{mem}[\text{PC}]$
 - Update the program counter:
 - Sequential Code: $\text{PC} \leftarrow \text{PC} + 4$
 - Branch and Jump: $\text{PC} \leftarrow \text{"something else"}$



361 datapath.18

RTL: The ADD Instruction




° add rd, rs, rt

- mem[PC] Fetch the instruction from memory
- $R[rd] \leftarrow R[rs] + R[rt]$ The actual operation
- $PC \leftarrow PC + 4$ Calculate the next instruction's address

361 datapath.19

RTL: The Subtract Instruction



° sub rd, rs, rt

- mem[PC] Fetch the instruction from memory
- $R[rd] \leftarrow R[rs] - R[rt]$ The actual operation
- $PC \leftarrow PC + 4$ Calculate the next instruction's address


361 datapath.20

3b: Add & Subtract

◦ $R[rd] \leftarrow R[rs] \text{ op } R[rt]$

Example: `addU rd, rs, rt`

- Ra, Rb, and Rw come from instruction's rs, rt, and rd fields
- ALUctr and RegWr: control logic after decoding the instruction




361 datapath.21

Datapath for Register-Register Operations (in general)

◦ $R[rd] \leftarrow R[rs] \text{ op } R[rt]$

Example: `add rd, rs, rt`

- Ra, Rb, and Rw comes from instruction's rs, rt, and rd fields
- ALUctr and RegWr: control logic after decoding the instruction



361 datapath.22

Register-Register Timing

The diagram illustrates the timing of a Register-Register operation. The top part is a timing diagram showing the sequence of events relative to a clock (Clk) signal. The events are: PC (Program Counter) update, Instruction Memory Access, ALU (Arithmetic Logic Unit) update, Register File Access, and bus (A and B) update. The bottom part is a block diagram of the Register-Register operation, showing the 32-bit Register File, the ALU, and the bus system.

Timing Diagram:

- Clk:** Clock signal.
- PC:** Program Counter. Shows Old Value and New Value. The update occurs at the clock edge.
- Rs, Rt, Rd, Op, Func:** Instruction fields. Shows Old Value and New Value. The update occurs at the clock edge.
- Instruction Memory Access Time:** The time taken to access the instruction memory.
- ALUctr:** ALU control signal. Shows Old Value and New Value. The update occurs at the clock edge.
- RegWr:** Register Write signal. Shows Old Value and New Value. The update occurs at the clock edge.
- busA, B:** Buses A and B. Shows Old Value and New Value. The update occurs at the clock edge.
- busW:** Bus Write signal. Shows Old Value and New Value. The update occurs at the clock edge.
- Register File Access Time:** The time taken to access the register file.
- ALU Delay:** The time taken for the ALU to produce the result.
- Register Write Occurs Here:** Indicated by a vertical dashed line and a circle on the RegWr signal.

Block Diagram:

- 32 32-bit Registers:** A block with inputs Rd, Rs, Rt, and RegWr. It has outputs busA and busB. It also has a Clk input and a busW input.
- ALU:** A block with inputs busA and busB. It has an output Result.
- ALUctr:** ALU control signal, which is an input to the ALU.
- Result:** The output of the ALU, which is fed back to the busW input of the Register File.

RTL: The OR Immediate Instruction

31	26	21	16		0
op		rs	rt	immediate	
6 bits		5 bits	5 bits	16 bits	

◦ ori rt, rs, imm16


- mem[PC] Fetch the instruction from memory
- R[rt] <- R[rs] or ZeroExt(imm16)
 The OR operation
- PC <- PC + 4 Calculate the next instruction's address

31		16	15		0
0000000000000000			immediate		
16 bits			16 bits		

361 datapath.24

3c: Logical Operations with Immediate

° $R[rt] \leftarrow R[rs] \text{ op ZeroExt}[imm16]$



RTL: The Load Instruction

° **lw** **rt, rs, imm16**

31	26	21	16	0
op		rs		rt
6 bits		5 bits		5 bits
immediate				
16 bits				

• **mem[PC]** **Fetch the instruction from memory**

• **Addr $\leftarrow R[rs] + \text{SignExt}(imm16)$**


Calculate the memory address

$R[rt] \leftarrow \text{Mem}[\text{Addr}]$

Load the data into the register

• **PC $\leftarrow \text{PC} + 4$**

Calculate the next instruction's address



3d: Load Operations

° **R[rt] <- Mem[R[rs] + SignExt[imm16]]** Example: lw rt, rs, imm16




3e: Store Operations

- **Mem[R[rs] + SignExt[imm16] <- R[rt]]** Example: **sw rt, rs, imm16**



3f: The Branch Instruction



° beq rs, rt, imm16

- mem[PC] Fetch the instruction from memory

- Equal <- R[rs] == R[rt] Calculate the branch condition

- if (COND eq 0) Calculate the next instruction's address
 - PC <- PC + 4 + (SignExt(imm16) x 4)


- else
 - PC <- PC + 4

361 datapath.29

Datapath for Branch Operations


° beq rs, rt, imm16

Datapath generates condition (equal)




361 datapath.30

Putting it All Together: A Single Cycle Datapath



An Abstract View of the Critical Path

- Register file and ideal memory:
 - The CLK input is a factor ONLY during write operation
 - During read operation, behave as combinational logic:
 - Address valid => Output valid after “access time.”




Binary Arithmetics for the Next Address

- In theory, the PC is a 32-bit byte address into the instruction memory:
 - Sequential operation: $PC\langle 31:0 \rangle = PC\langle 31:0 \rangle + 4$
 - Branch operation: $PC\langle 31:0 \rangle = PC\langle 31:0 \rangle + 4 + \text{SignExt}[\text{Imm16}] * 4$
- The magic number “4” always comes up because:
 - The 32-bit PC is a byte address
 - And all our instructions are 4 bytes (32 bits) long
- In other words:
 - The 2 LSBs of the 32-bit PC are always zeros
 - There is no reason to have hardware to keep the 2 LSBs
- In practice, we can simplify the hardware by using a 30-bit $PC\langle 31:2 \rangle$:
 - Sequential operation: $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1$
 - Branch operation: $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1 + \text{SignExt}[\text{Imm16}]$
 - In either case: Instruction Memory Address = $PC\langle 31:2 \rangle$ concat “00”

361 datapath.33

Next Address Logic: Expensive and Fast Solution


- Using a 30-bit PC:
 - Sequential operation: $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1$
 - Branch operation: $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1 + \text{SignExt}[\text{Imm16}]$
 - In either case: Instruction Memory Address = $PC\langle 31:2 \rangle$ concat “00”



361 datapath.34


Next Address Logic: Cheap and Slow Solution

- Why is this slow?
 - Cannot start the address add until Zero (output of ALU) is valid
- Does it matter that this is slow in the overall scheme of things?
 - Probably not here. Critical path is the load operation.



361 datapath.35

RTL: The Jump Instruction



◦ j target


- mem[PC] Fetch the instruction from memory
- PC<31:2> <- PC<31:28> concat target<25:0>
Calculate the next instruction's address

361 datapath.36

Instruction Fetch Unit

◦ j target


- $PC<31:2> \leftarrow PC<31:28> \text{ concat } \text{target}<25:0>$



361 datapath.37


Putting it All Together: A Single Cycle Datapath

◦ We have everything except control signals (underline)



361 datapath.38


An Abstract View of the Implementation



◦ Logical vs. Physical Structure

361 datapath.39

A Real MIPS Datapath



361 datapath.40

Summary

- **5 steps to design a processor**
 - 1. Analyze instruction set => datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - 5. Assemble the control logic
- **MIPS makes it easier**
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location
 - Operations always on registers/immediates
- **Single cycle datapath => CPI=1, CCT => long**
- **Next time: implementing control (Steps 4 and 5)**

361 datapath.41