


ECE 361
Computer Architecture
Lecture 10: Designing a Multiple Cycle Processor



361_multipath..1

Recap: A Single Cycle Datapath

- We have everything except control signals (underline)
- Today's lecture will show you how to generate the control signals



361_multipath..2




Outline of Today's Lecture

- Recap and Introduction
- Introduction to the Concept of Multiple Cycle Processor
- Multiple Cycle Implementation of R-type Instructions
- What is a Multiple Cycle Delay Path and Why is it Bad?
- Multiple Cycle Implementation of Or Immediate
- Multiple Cycle Implementation of Load and Store
- Putting it all Together

361 multipath..5

Abstract View of our single cycle processor




- looks like a FSM with PC as state


361 multipath..6

What's wrong with our CPI=1 processor?

Arithmetic & Logical




Load



Store



Branch



- Long Cycle Time
- All instructions take as much time as the slowest
- Real memory is not so nice as our idealized memory
 - cannot always get the job done in one (short) cycle

361 multipath..7

Drawbacks of this Single Cycle Processor

- Long cycle time:
 - Cycle time must be long enough for the load instruction:
 - PC's Clock -to-Q +
 - Instruction Memory Access Time +
 - Register File Access Time +
 - ALU Delay (address calculation) +
 - Data Memory Access Time +
 - Register File Setup Time +
 - Clock Skew
 - Cycle time is much longer than needed for all other instructions.
Examples:
 - R-type instructions do not require data memory access
 - Jump does not require ALU operation nor data memory access


361 multipath..8

Overview of a Multiple Cycle Implementation

- The root of the single cycle processor's problems:
 - The cycle time has to be long enough for the slowest instruction
- Solution:
 - Break the instruction into smaller steps
 - Execute each step (instead of the entire instruction) in one cycle
 - Cycle time: time it takes to execute the longest step
 - Keep all the steps to have similar length
 - This is the essence of the multiple cycle processor
- The advantages of the multiple cycle processor:
 - Cycle time is much shorter
 - Different instructions take different number of cycles to complete
 - Load takes five cycles
 - Jump only takes three cycles
 - Allows a functional unit to be used more than once per instruction

361 multipath..9


The Five Steps of a Load Instruction




361 multipath..10

Register File & Memory Write Timing: Ideal vs. Reality

- In previous lectures, register file and memory are simplified:
 - Write happens at the clock tick
 - Address, data, and write enable must be stable one “set-up” time before the clock tick




- In real life:
 - Neither register file nor ideal memory has the clock input
 - The write path is a combinational logic delay path:
 - Write enable goes to 1 and Din settles down
 - Memory write access delay
 - Din is written into mem[address]
 - Important: Address and Data must be stable BEFORE Write Enable goes to 1




361 multipath..11

Race Condition Between Address and Write Enable

- This “real” (no clock input) register file may not work reliably in the single cycle processor because:
 - We cannot guarantee **Rw** will be stable BEFORE **RegWr** = 1
 - There is a “race” between **Rw** (address) and **RegWr** (write enable)



- The “real” (no clock input) memory may not work reliably in the single cycle processor because:
 - We cannot guarantee **Address** will be stable BEFORE **WrEn** = 1
 - There is a race between **Adr** and **WrEn**



361 multipath..12


How to Avoid this Race Condition?

- Solution for the multiple cycle implementation:
 - Make sure Address is stable by the end of Cycle N
 - Assert Write Enable signal ONE cycle later at Cycle (N + 1)
 - Address cannot change until Write Enable is disasserted

361_multipath..13

Dual-Port Ideal Memory

- Dual Port Ideal Memory
 - Independent Read (RAdr, Dout) and Write (WAdr, Din) ports
 - Read and write (to different location) can occur at the same cycle
- Read Port is a combinational path:
 - Read Address Valid -->
 - Memory Read Access Delay -->
 - Data Out Valid
- Write Port is also a combinational path:
 - MemWrite = 1 -->
 - Memory Write Access Delay -->
 - Data In is written into location[WrAdr]




361_multipath..14

Questions and Administrative Matters


361_multipath..15

Instruction Fetch Cycle: In the Beginning

- Every cycle begins right AFTER the clock tick:
 - $\text{mem}[\text{PC}] \quad \text{PC}<31:0> + 4$




You are here!




361_multipath..16

Instruction Fetch Cycle: The End

- Every cycle ends AT the next clock tick (storage element updates):
 - $IR \leftarrow \text{mem}[PC]$ $PC<31:0> \leftarrow PC<31:0> + 4$




Instruction Fetch Cycle: Overall Picture




Register Fetch / Instruction Decode



- ° busA <- RegFile[rs] ; busB <- RegFile[rt] ;
- ° ALU is not being used: ALUctr = xx





Register Fetch / Instruction Decode (Continue)

- ° busA <- Reg[rs] ; busB <- Reg[rt] ;
- ° Target <- PC + SignExt(Imm16)*4








A Multiple Cycle Delay Path

- There is no register to save the results between:
 - Register Fetch: busA <- Reg[rs] ; busB <- Reg[rt]
 - R-type Execution: ALU output <- busA op busB
 - R-type Completion: Reg[rd] <- ALU output




A Multiple Cycle Delay Path (Continue)

- Register is NOT needed to save the outputs of Register Fetch:
 - $IRWr = 0$: busA and busB will not change after Register Fetch
- Register is NOT needed to save the outputs of R-type Execution:
 - busA and busB will not change after Register Fetch
 - Control signals **ALUSelA**, **ALUSelB**, and **ALUOp** will not change after R-type Execution
 - Consequently ALU output will not change after R-type Execution
- In theory (P. 316, P&H), you need a register to hold a signal value if:
 - (1) The signal is computed in one clock cycle and used in another.
 - (2) AND the inputs to the functional block that computes this signal can change before the signal is written into a state element.
- You can save a register if Cond 1 is true BUT Cond 2 is false:
 - But in practice, this will introduce a multiple cycle delay path:
 - A logic delay path that takes multiple cycles to propagate from one storage element to the next storage element

361_multipath..26

Pros and Cons of a Multiple Cycle Delay Path


- A 3-cycle path example:
 - IR (storage) → Reg File Read → ALU → Reg File Write (storage)
- Advantages:
 - Register savings
 - We can share time among cycles:
 - If ALU takes longer than one cycle, still “a OK” as long as the entire path takes less than 3 cycles to finish



361_multipath..27

Pros and Cons of a Multiple Cycle Delay Path (Continue)


- Disadvantage:
 - Static timing analyzer, which ONLY looks at delay between two storage elements, will report this as a timing violation
 - You have to ignore the static timing analyzer's warnings



361_multipath..28

Instruction Decode: We have an Ori!

- Next Cycle: Ori Execution



Ori Execution

- ALU output \leftarrow busA or $\text{ZeroExt}[Imm16]$

