

ECE 361


Computer Architecture

Lecture 10: Designing a Multiple Cycle Processor



361 multipath..1

Recap: A Single Cycle Datapath

- We have everything except control signals (underline)
 - Today's lecture will show you how to generate the control signals



361 multipath..2




Outline of Today's Lecture

- Recap and Introduction
- Introduction to the Concept of Multiple Cycle Processor
- Multiple Cycle Implementation of R-type Instructions
- What is a Multiple Cycle Delay Path and Why is it Bad?
- Multiple Cycle Implementation of Or Immediate
- Multiple Cycle Implementation of Load and Store
- Putting it all Together

361 multipath..5

Abstract View of our single cycle processor




- looks like a FSM with PC as state


361 multipath..6

What's wrong with our CPI=1 processor?

Arithmetic & Logical




Load




← Critical Path →

Store



Branch



- Long Cycle Time
- All instructions take as much time as the slowest
- Real memory is not so nice as our idealized memory
 - cannot always get the job done in one (short) cycle

361 multipath..7

Drawbacks of this Single Cycle Processor

- Long cycle time:
 - Cycle time must be long enough for the load instruction:
 - PC's Clock -to-Q +
 - Instruction Memory Access Time +
 - Register File Access Time +
 - ALU Delay (address calculation) +
 - Data Memory Access Time +
 - Register File Setup Time +
 - Clock Skew
- Cycle time is much longer than needed for all other instructions.
 Examples:
 - R-type instructions do not require data memory access
 - Jump does not require ALU operation nor data memory access


361 multipath..8

Overview of a Multiple Cycle Implementation

- The root of the single cycle processor's problems:
 - The cycle time has to be long enough for the slowest instruction
- Solution:
 - Break the instruction into smaller steps
 - Execute each step (instead of the entire instruction) in one cycle
 - Cycle time: time it takes to execute the longest step
 - Keep all the steps to have similar length
 - This is the essence of the multiple cycle processor
- The advantages of the multiple cycle processor:
 - Cycle time is much shorter
 - Different instructions take different number of cycles to complete
 - Load takes five cycles
 - Jump only takes three cycles
 - Allows a functional unit to be used more than once per instruction

361 multipath..9

The Five Steps of a Load Instruction




361 multipath..10

Register File & Memory Write Timing: Ideal vs. Reality


◦ In previous lectures, register file and memory are simplified:

- Write happens at the clock tick
- Address, data, and write enable must be stable one “set-up” time before the clock tick



◦ In real life:

- Neither register file nor ideal memory has the clock input
- The write path is a combinational logic delay path:
 - Write enable goes to 1 and Din settles down
 - Memory write access delay
 - Din is written into mem[address]
- Important: Address and Data must be stable BEFORE Write Enable goes to 1




361 multipath..11

Race Condition Between Address and Write Enable


◦ This “real” (no clock input) register file may not work reliably in the single cycle processor because:

- We cannot guarantee R_w will be stable BEFORE $\text{RegWr} = 1$
- There is a “race” between R_w (address) and RegWr (write enable)



◦ The “real” (no clock input) memory may not work reliably in the single cycle processor because:

- We cannot guarantee Address will be stable BEFORE $\text{WrEn} = 1$
- There is a race between Adr and WrEn



361 multipath..12


How to Avoid this Race Condition?

- Solution for the multiple cycle implementation:
 - Make sure Address is stable by the end of Cycle N
 - Assert Write Enable signal ONE cycle later at Cycle (N + 1)
 - Address cannot change until Write Enable is disasserted

361 multipath..13

Dual-Port Ideal Memory

- Dual Port Ideal Memory
 - Independent Read (RAdr, Dout) and Write (WAdr, Din) ports
 - Read and write (to different location) can occur at the same cycle
- Read Port is a combinational path:
 - Read Address Valid -->
 - Memory Read Access Delay -->
 - Data Out Valid
- Write Port is also a combinational path:
 - MemWrite = 1 -->
 - Memory Write Access Delay -->
 - Data In is written into location[WAdr]



361 multipath..14

Questions and Administrative Matters

[illegible]

[illegible]

Instruction Fetch Cycle: Overall Picture

Ifetch

- ALUOp=Add
- 1: PCWr, IRWr
- x: PCWrCond, RegDst, Mem2R
- Others: 0s

PC (Program Counter)

- PCWr=1
- PCWrCond=x
- Zero
- lorD=0
- MemWr=0
- IRWr=1

Instruction Memory

- RAdr
- WrAdr
- Din
- Dout

Instruction Register

- IRWr=1


ALU (Arithmetic Logic Unit)

- ALUSelB=00
- ALUOp=Add
- ALUSelA=0
- Zero
- ALUSelA=0
- ALUSelB=00
- ALU Control
- busA
- busB
- PCSrc=0
- BrWr=0
- Target

361 multipath..18

Register Fetch / Instruction Decode

- ° $\text{busA} \leftarrow \text{RegFile}[\text{rs}] ; \text{busB} \leftarrow \text{RegFile}[\text{rt}] ;$
- ° ALU is not being used: $\text{ALUctr} = \text{xx}$




361 multipath..19

Register Fetch / Instruction Decode (Continue)

- ° $\text{busA} \leftarrow \text{Reg}[\text{rs}] ; \text{busB} \leftarrow \text{Reg}[\text{rt}] ;$
- ° $\text{Target} \leftarrow \text{PC} + \text{SignExt}(\text{Imm16}) * 4$

Rfetch/Decode

ALUOp=Add
1: BrWr, ExtOp
ALUSelB=10
x: RegDst, PCSrc
lorD, MemtoReg
Others: 0s



361 multipath..20



- if (busA == busB)
 - PC <- Target

ALUOp=Sub
ALUSelB=01
x: lorD, Mem2Reg
RegDst, ExtOp
1: PCWrCond
ALUSelA
PCSrc




- **Next Cycle: R-type Execution**





A Multiple Cycle Delay Path

- ° There is no register to save the results between:
 - Register Fetch: $\text{busA} \leftarrow \text{Reg}[\text{rs}] ; \text{busB} \leftarrow \text{Reg}[\text{rt}]$ —
 - R-type Execution: $\text{ALU output} \leftarrow \text{busA op busB}$ —
 - R-type Completion: $\text{Reg}[\text{rd}] \leftarrow \text{ALU output}$ —



361 multipath..25

A Multiple Cycle Delay Path (Continue)

- ° Register is NOT needed to save the outputs of Register Fetch:
 - $\text{IRWr} = 0$: busA and busB will not change after Register Fetch
- ° Register is NOT needed to save the outputs of R-type Execution:
 - busA and busB will not change after Register Fetch
 - Control signals ALUSelA, ALUSelB, and ALUOp will not change after R-type Execution
 - Consequently ALU output will not change after R-type Execution
- ° In theory (P. 316, P&H), you need a register to hold a signal value if:
 - (1) The signal is computed in one clock cycle and used in another.
 - (2) AND the inputs to the functional block that computes this signal can change before the signal is written into a state element.
- ° You can save a register if Cond 1 is true BUT Cond 2 is false:
 - But in practice, this will introduce a multiple cycle delay path:
 - A logic delay path that takes multiple cycles to propagate from one storage element to the next storage element

361 multipath..26


Pros and Cons of a Multiple Cycle Delay Path

° A 3-cycle path example:

- IR (storage) -> Reg File Read -> ALU -> Reg File Write (storage)

° Advantages:

- Register savings
- We can share time among cycles:
 - If ALU takes longer than one cycle, still "a OK" as long as the entire path takes less than 3 cycles to finish




361 multipath..27

Pros and Cons of a Multiple Cycle Delay Path (Continue)

° Disadvantage:


- Static timing analyzer, which ONLY looks at delay between two storage elements, will report this as a timing violation
- You have to ignore the static timing analyzer's warnings



361 multipath..28


Instruction Decode: We have an Ori!



° Next Cycle: Ori Execution







Ori Execution


° ALU output <- busA or ZeroExt[Imm16]











Summary

- Disadvantages of the Single Cycle Processor
 - Long cycle time
 - Cycle time is too long for all instructions except the Load
- Multiple Cycle Processor:
 - Divide the instructions into smaller steps
 - Execute each step (instead of the entire instruction) in one cycle
- Do NOT confuse Multiple Cycle Processor with Multiple Cycle Delay Path
 - Multiple Cycle Processor executes each instruction in multiple clock cycles
 - Multiple Cycle Delay Path: a combinational logic path between two storage elements that takes more than one clock cycle to complete
- It is possible (desirable) to build a MC Processor without MCDP:
 - Use a register to save a signal's value whenever a signal is generated in one clock cycle and used in another cycle later

361 multipath..38